mirror of https://github.com/OpenIPC/firmware.git
Add Gk7205v500 (#1708)
parent
2c9eaa0186
commit
f37407c442
|
@ -103,6 +103,9 @@ jobs:
|
|||
- gk7205v300_lite
|
||||
- gk7605v100_lite
|
||||
|
||||
# Goke [GK7205V500]
|
||||
- gk7205v500_lite
|
||||
|
||||
# Allwinner
|
||||
- v851s_lite
|
||||
|
||||
|
@ -150,6 +153,7 @@ jobs:
|
|||
- hi3516av200_ultimate
|
||||
- gk7205v200_ultimate
|
||||
- gk7205v300_ultimate
|
||||
- gk7205v500_ultimate
|
||||
|
||||
steps:
|
||||
- name: Checkout source
|
||||
|
|
|
@ -34,6 +34,7 @@ jobs:
|
|||
# Goke
|
||||
- {"platform": "gk7102"}
|
||||
- {"platform": "gk7205v200"}
|
||||
- {"platform": "gk7205v500"}
|
||||
|
||||
# Ingenic
|
||||
- {"platform": "t20"}
|
||||
|
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
@ -0,0 +1,72 @@
|
|||
# Architecture
|
||||
BR2_arm=y
|
||||
BR2_cortex_a7=y
|
||||
BR2_ARM_EABI=y
|
||||
BR2_ARM_FPU_NEON_VFPV4=y
|
||||
BR2_ARM_INSTRUCTIONS_THUMB2=y
|
||||
|
||||
# Toolchain
|
||||
# BR2_GCC_VERSION_11_X=y
|
||||
# BR2_GCC_VERSION="11.4.0"
|
||||
BR2_TOOLCHAIN_EXTERNAL=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_DOWNLOAD=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_URL="https://github.com/openipc/firmware/releases/download/$(OPENIPC_TOOLCHAIN).tgz"
|
||||
BR2_TOOLCHAIN_EXTERNAL_CUSTOM_PREFIX="arm-openipc-linux-musleabi"
|
||||
BR2_TOOLCHAIN_EXTERNAL_HEADERS_4_9=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_CUSTOM_MUSL=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_CXX=y
|
||||
|
||||
# Kernel
|
||||
BR2_LINUX_KERNEL=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="https://github.com/openipc/linux/archive/$(OPENIPC_KERNEL).tar.gz"
|
||||
BR2_LINUX_KERNEL_USE_CUSTOM_CONFIG=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_CONFIG_FILE="$(EXTERNAL_VENDOR)/board/$(OPENIPC_SOC_FAMILY)/gk7201v200.generic.config"
|
||||
BR2_LINUX_KERNEL_UIMAGE=y
|
||||
BR2_LINUX_KERNEL_XZ=y
|
||||
|
||||
# Filesystem
|
||||
BR2_PACKAGE_BUSYBOX_CONFIG="$(BR2_EXTERNAL)/package/busybox/busybox.config"
|
||||
BR2_PACKAGE_UBOOT_TOOLS=y
|
||||
BR2_PACKAGE_ZLIB=y
|
||||
# BR2_PACKAGE_IFUPDOWN_SCRIPTS is not set
|
||||
BR2_PACKAGE_WIREGUARD_LINUX_COMPAT=y
|
||||
BR2_PACKAGE_WIREGUARD_TOOLS=y
|
||||
BR2_PACKAGE_WIRELESS_TOOLS=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT_PASSPHRASE=y
|
||||
BR2_TARGET_ROOTFS_CPIO=y
|
||||
BR2_TARGET_ROOTFS_SQUASHFS=y
|
||||
BR2_TARGET_ROOTFS_SQUASHFS4_XZ=y
|
||||
|
||||
# OpenIPC
|
||||
BR2_OPENIPC_SOC_VENDOR="goke"
|
||||
BR2_OPENIPC_SOC_MODEL="gk7201v200"
|
||||
BR2_OPENIPC_SOC_FAMILY="gk7205v500"
|
||||
BR2_OPENIPC_VARIANT="lite"
|
||||
BR2_OPENIPC_FLASH_SIZE="8"
|
||||
|
||||
# Packages
|
||||
BR2_PACKAGE_DROPBEAR_OPENIPC=y
|
||||
BR2_PACKAGE_GOKE_OSDRV_GK7205V500=y
|
||||
# BR2_PACKAGE_HISILICON_OPENSDK=y
|
||||
BR2_PACKAGE_IPCTOOL=y
|
||||
BR2_PACKAGE_JSONFILTER=y
|
||||
BR2_PACKAGE_LIBCURL_OPENIPC=y
|
||||
BR2_PACKAGE_LIBCURL_OPENIPC_CURL=y
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_PROXY_SUPPORT is not set
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_COOKIES_SUPPORT is not set
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_EXTRA_PROTOCOLS_FEATURES is not set
|
||||
BR2_PACKAGE_LIBEVENT_OPENIPC=y
|
||||
BR2_PACKAGE_LIBOGG_OPENIPC=y
|
||||
BR2_PACKAGE_LINUX_FIRMWARE_OPENIPC=y
|
||||
BR2_PACKAGE_MAJESTIC_FONTS=y
|
||||
BR2_PACKAGE_MAJESTIC_WEBUI=y
|
||||
# BR2_PACKAGE_MAJESTIC=y
|
||||
BR2_PACKAGE_MBEDTLS_OPENIPC=y
|
||||
BR2_PACKAGE_MOTORS=y
|
||||
BR2_PACKAGE_OPUS_OPENIPC=y
|
||||
BR2_PACKAGE_OPUS_OPENIPC_FIXED_POINT=y
|
||||
BR2_PACKAGE_VTUND_OPENIPC=y
|
||||
BR2_PACKAGE_YAML_CLI=y
|
|
@ -0,0 +1,72 @@
|
|||
# Architecture
|
||||
BR2_arm=y
|
||||
BR2_cortex_a7=y
|
||||
BR2_ARM_EABI=y
|
||||
BR2_ARM_FPU_NEON_VFPV4=y
|
||||
BR2_ARM_INSTRUCTIONS_THUMB2=y
|
||||
|
||||
# Toolchain
|
||||
# BR2_GCC_VERSION_11_X=y
|
||||
# BR2_GCC_VERSION="11.4.0"
|
||||
BR2_TOOLCHAIN_EXTERNAL=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_DOWNLOAD=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_URL="https://github.com/openipc/firmware/releases/download/$(OPENIPC_TOOLCHAIN).tgz"
|
||||
BR2_TOOLCHAIN_EXTERNAL_CUSTOM_PREFIX="arm-openipc-linux-musleabi"
|
||||
BR2_TOOLCHAIN_EXTERNAL_HEADERS_4_9=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_CUSTOM_MUSL=y
|
||||
BR2_TOOLCHAIN_EXTERNAL_CXX=y
|
||||
|
||||
# Kernel
|
||||
BR2_LINUX_KERNEL=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="https://github.com/openipc/linux/archive/$(OPENIPC_KERNEL).tar.gz"
|
||||
BR2_LINUX_KERNEL_USE_CUSTOM_CONFIG=y
|
||||
BR2_LINUX_KERNEL_CUSTOM_CONFIG_FILE="$(EXTERNAL_VENDOR)/board/$(OPENIPC_SOC_FAMILY)/gk7205v500.generic.config"
|
||||
BR2_LINUX_KERNEL_UIMAGE=y
|
||||
BR2_LINUX_KERNEL_XZ=y
|
||||
|
||||
# Filesystem
|
||||
BR2_PACKAGE_BUSYBOX_CONFIG="$(BR2_EXTERNAL)/package/busybox/busybox.config"
|
||||
BR2_PACKAGE_UBOOT_TOOLS=y
|
||||
BR2_PACKAGE_ZLIB=y
|
||||
# BR2_PACKAGE_IFUPDOWN_SCRIPTS is not set
|
||||
BR2_PACKAGE_WIREGUARD_LINUX_COMPAT=y
|
||||
BR2_PACKAGE_WIREGUARD_TOOLS=y
|
||||
BR2_PACKAGE_WIRELESS_TOOLS=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
|
||||
BR2_PACKAGE_WPA_SUPPLICANT_PASSPHRASE=y
|
||||
BR2_TARGET_ROOTFS_CPIO=y
|
||||
BR2_TARGET_ROOTFS_SQUASHFS=y
|
||||
BR2_TARGET_ROOTFS_SQUASHFS4_XZ=y
|
||||
|
||||
# OpenIPC
|
||||
BR2_OPENIPC_SOC_VENDOR="goke"
|
||||
BR2_OPENIPC_SOC_MODEL="gk7205v500"
|
||||
BR2_OPENIPC_SOC_FAMILY="gk7205v500"
|
||||
BR2_OPENIPC_VARIANT="lite"
|
||||
BR2_OPENIPC_FLASH_SIZE="8"
|
||||
|
||||
# Packages
|
||||
BR2_PACKAGE_DROPBEAR_OPENIPC=y
|
||||
BR2_PACKAGE_GOKE_OSDRV_GK7205V500=y
|
||||
# BR2_PACKAGE_HISILICON_OPENSDK=y
|
||||
BR2_PACKAGE_IPCTOOL=y
|
||||
BR2_PACKAGE_JSONFILTER=y
|
||||
BR2_PACKAGE_LIBCURL_OPENIPC=y
|
||||
BR2_PACKAGE_LIBCURL_OPENIPC_CURL=y
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_PROXY_SUPPORT is not set
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_COOKIES_SUPPORT is not set
|
||||
# BR2_PACKAGE_LIBCURL_OPENIPC_EXTRA_PROTOCOLS_FEATURES is not set
|
||||
BR2_PACKAGE_LIBEVENT_OPENIPC=y
|
||||
BR2_PACKAGE_LIBOGG_OPENIPC=y
|
||||
BR2_PACKAGE_LINUX_FIRMWARE_OPENIPC=y
|
||||
BR2_PACKAGE_MAJESTIC_FONTS=y
|
||||
BR2_PACKAGE_MAJESTIC_WEBUI=y
|
||||
BR2_PACKAGE_MAJESTIC=y
|
||||
BR2_PACKAGE_MBEDTLS_OPENIPC=y
|
||||
BR2_PACKAGE_MOTORS=y
|
||||
BR2_PACKAGE_OPUS_OPENIPC=y
|
||||
BR2_PACKAGE_OPUS_OPENIPC_FIXED_POINT=y
|
||||
BR2_PACKAGE_VTUND_OPENIPC=y
|
||||
BR2_PACKAGE_YAML_CLI=y
|
|
@ -23,6 +23,7 @@ source "$BR2_EXTERNAL_GENERAL_PATH/package/gdbserver-lite/Config.in"
|
|||
source "$BR2_EXTERNAL_GENERAL_PATH/package/go2rtc/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/goke-osdrv-gk710x/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/goke-osdrv-gk7205v200/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/goke-osdrv-gk7205v500/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/grainmedia-osdrv-gm8136/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/gst1-plugins-bad-openipc/Config.in"
|
||||
source "$BR2_EXTERNAL_GENERAL_PATH/package/hisi-gpio/Config.in"
|
||||
|
|
|
@ -0,0 +1,6 @@
|
|||
config BR2_PACKAGE_GOKE_OSDRV_GK7205V500
|
||||
bool "goke-osdrv-gk7205v500"
|
||||
help
|
||||
goke-osdrv-gk7205v500 - Goke kernel modules and libs
|
||||
|
||||
https://openipc.org
|
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
|
@ -0,0 +1,302 @@
|
|||
#!/bin/sh
|
||||
####################Variables Definition##########################
|
||||
|
||||
# SoC detect
|
||||
CHIP_TYPE=$(ipcinfo --chip-name)
|
||||
|
||||
# Memory config
|
||||
mem_start=0x40000000 # phy mem start
|
||||
|
||||
mem_total=$(fw_printenv -n totalmem | tr -d 'M')
|
||||
mem_total=${mem_total:=64}
|
||||
|
||||
os_mem_size=$(fw_printenv -n osmem | tr -d 'M')
|
||||
os_mem_size=${os_mem_size:=32}
|
||||
|
||||
BOARD=demo
|
||||
YUV_TYPE0=0 # 0 -- raw, 1 --DC, 2 --bt1120, 3 --bt656
|
||||
|
||||
cd /lib/modules/$(uname -r)/goke/
|
||||
|
||||
report_error() {
|
||||
echo "******* Error: There's something wrong, please check! *****"
|
||||
exit 1
|
||||
}
|
||||
|
||||
check_allocator() {
|
||||
allocator=$(grep mmz_allocator /proc/cmdline)
|
||||
if [ -z "${allocator}" ]; then
|
||||
if [ ${mem_total} -ge 128 ]; then
|
||||
set_allocator cma
|
||||
else
|
||||
set_allocator xmedia
|
||||
fi
|
||||
fi
|
||||
}
|
||||
|
||||
insert_osal() {
|
||||
check_allocator
|
||||
|
||||
MMZ=$(awk -F '=' '$1=="mmz"{print $2}' RS=" " /proc/cmdline)
|
||||
if [ -z "$MMZ" ]; then
|
||||
modprobe xm_osal mmz_allocator=xmedia mmz=anonymous,0,$mmz_start,$mmz_size || report_error
|
||||
else
|
||||
modprobe xm_osal mmz_allocator=cma mmz=$MMZ || report_error
|
||||
fi
|
||||
}
|
||||
|
||||
insert_detect() {
|
||||
modprobe xm_sysconfig chip=$CHIP_TYPE sensors=unknown g_cmos_yuv_flag=$YUV_TYPE0 board=$BOARD
|
||||
insert_osal
|
||||
insmod xm_base.ko
|
||||
modprobe xm_isp
|
||||
modprobe xm_sensor_i2c
|
||||
modprobe xm_sensor_spi
|
||||
}
|
||||
|
||||
remove_detect() {
|
||||
rmmod -w xm_sensor_spi
|
||||
rmmod -w xm_sensor_i2c
|
||||
rmmod -w xm_isp
|
||||
rmmod -w xm_base
|
||||
rmmod -w xm_osal >/dev/null 2>&1
|
||||
rmmod -w xm_sys_config
|
||||
}
|
||||
|
||||
insert_audio() {
|
||||
insmod xm_aio.ko
|
||||
insmod xm_ai.ko
|
||||
insmod xm_ao.ko
|
||||
insmod xm_aenc.ko
|
||||
insmod xm_adec.ko
|
||||
insmod xm_acodec.ko
|
||||
echo "insert audio"
|
||||
}
|
||||
|
||||
remove_audio() {
|
||||
rmmod -w xm_acodec
|
||||
rmmod -w xm_adec
|
||||
rmmod -w xm_aenc
|
||||
rmmod -w xm_ao
|
||||
rmmod -w xm_ai
|
||||
rmmod -w xm_aio
|
||||
echo "remove audio"
|
||||
}
|
||||
|
||||
insert_isp() {
|
||||
modprobe xm_isp
|
||||
}
|
||||
|
||||
insert_isp_piris() {
|
||||
if [ "$CHIP_TYPE" == "gk7605v100" -a "$BOARD" == "demo" ]; then
|
||||
modprobe xm_piris
|
||||
fi
|
||||
}
|
||||
|
||||
insert_ko() {
|
||||
if [ "$SENSOR" == "bt656" ] || [ "$SENSOR" == "jxf23_dc" ]; then
|
||||
YUV_TYPE0=1
|
||||
fi
|
||||
modprobe xm_sysconfig chip=$CHIP_TYPE sensors=$SENSOR g_cmos_yuv_flag=$YUV_TYPE0 board=$BOARD
|
||||
insert_osal
|
||||
insmod xm_base.ko
|
||||
insmod xm_sys.ko
|
||||
# insmod xm_tde.ko
|
||||
insmod xm_rgn.ko
|
||||
insmod xm_vgs.ko max_vgs_job=20 max_vgs_node=20 max_vgs_task=20
|
||||
insmod xm_vi.ko
|
||||
insert_isp
|
||||
insmod xm_vpss.ko
|
||||
# insmod xm_vo.ko # unused on XmIPC
|
||||
# insmod gfbg.ko video="gfbg:vram0_size:1620" # unused on XmIPC # default fb0:D1
|
||||
insmod xm_chnl.ko
|
||||
insmod xm_vedu.ko
|
||||
insmod xm_rc.ko
|
||||
insmod xm_venc.ko VencMaxChnNum=3
|
||||
insmod xm_h264e.ko
|
||||
insmod xm_h265e.ko
|
||||
insmod xm_jpege.ko
|
||||
insmod xm_ive.ko save_power=0
|
||||
modprobe xm_pwm
|
||||
modprobe xm_sensor_i2c
|
||||
modprobe xm_sensor_spi
|
||||
# insert_isp_piris # unused on XmIPC
|
||||
# insert_sil9024; # unused on XmIPC # BT1120
|
||||
insert_audio
|
||||
modprobe xm_mipi_rx
|
||||
# insmod xm_pm.ko # unused on XmIPC
|
||||
modprobe xm_wdt
|
||||
}
|
||||
|
||||
remove_ko() {
|
||||
rmmod -w xm_wdt
|
||||
# rmmod -w xm_pm # unused on XmIPC
|
||||
remove_audio
|
||||
rmmod -w xm_mipi_rx
|
||||
# rmmod -w xm_piris # unused on XmIPC
|
||||
# rmmod -w sil9024 &> /dev/null # unused on XmIPC
|
||||
rmmod -w xm_ive
|
||||
rmmod -w xm_rc
|
||||
rmmod -w xm_jpege
|
||||
rmmod -w xm_h264e
|
||||
rmmod -w xm_h265e
|
||||
rmmod -w xm_venc
|
||||
rmmod -w xm_vedu
|
||||
rmmod -w xm_chnl
|
||||
# rmmod -w gfbg # unused on XmIPC
|
||||
# rmmod -w xm_vo # unused on XmIPC
|
||||
rmmod -w xm_vpss
|
||||
rmmod -w xm_isp
|
||||
rmmod -w xm_vi
|
||||
rmmod -w xm_vgs
|
||||
rmmod -w xm_rgn
|
||||
# rmmod -w xm_tde
|
||||
rmmod -w xm_sensor_i2c &>/dev/null
|
||||
rmmod -w xm_sensor_spi &>/dev/null
|
||||
rmmod -w xm_pwm
|
||||
rmmod -w xm_sys
|
||||
rmmod -w xm_base
|
||||
rmmod -w xm_osal
|
||||
rmmod -w xm_sys_config
|
||||
}
|
||||
|
||||
load_usage() {
|
||||
echo "Usage: ./load_goke [-option] [sensor_name]"
|
||||
echo "options:"
|
||||
echo " -i insert modules"
|
||||
echo " -r remove modules"
|
||||
echo " -a remove modules first, then insert modules"
|
||||
echo " -sensor sensor_name config sensor type [default: imx307]"
|
||||
echo " -h help information"
|
||||
echo -e "Available sensors: gc2053 imx307 imx327 imx335 os05a sc2231 sc3235 sc4236 etc."
|
||||
echo -e "for example: ./load_goke -i -sensor imx307 -osmem 32M -board demo -yuv0 0\n"
|
||||
}
|
||||
|
||||
calc_mmz_info() {
|
||||
mmz_start=$(echo "$mem_start $os_mem_size" |
|
||||
awk 'BEGIN { temp = 0; }
|
||||
{
|
||||
temp = $1/1024/1024 + $2;
|
||||
}
|
||||
END { printf("0x%x00000\n", temp); }')
|
||||
|
||||
mmz_size=$(echo "$mem_total $os_mem_size" |
|
||||
awk 'BEGIN { temp = 0; }
|
||||
{
|
||||
temp = $1 - $2;
|
||||
}
|
||||
END { printf("%dM\n", temp); }')
|
||||
echo "mmz_start: $mmz_start, mmz_size: $mmz_size"
|
||||
}
|
||||
|
||||
######################parse arg###################################
|
||||
b_arg_sensor0=0
|
||||
b_arg_sensor1=0
|
||||
b_arg_yuv_type0=0
|
||||
b_arg_insmod=0
|
||||
b_arg_remove=0
|
||||
b_arg_os_mem=0
|
||||
b_arg_board=0
|
||||
|
||||
for arg in $@; do
|
||||
if [ $b_arg_sensor0 -eq 1 ]; then
|
||||
b_arg_sensor0=0
|
||||
SENSOR=$arg
|
||||
fi
|
||||
|
||||
if [ $b_arg_os_mem -eq 1 ]; then
|
||||
b_arg_os_mem=0
|
||||
os_mem_size=$arg
|
||||
|
||||
if [ -z $os_mem_size ]; then
|
||||
echo "[error] os_mem_size is null"
|
||||
exit
|
||||
fi
|
||||
fi
|
||||
|
||||
if [ $b_arg_yuv_type0 -eq 1 ]; then
|
||||
b_arg_yuv_type0=0
|
||||
YUV_TYPE0=$arg
|
||||
fi
|
||||
|
||||
if [ $b_arg_board -eq 1 ]; then
|
||||
b_arg_board=0
|
||||
BOARD=$arg
|
||||
fi
|
||||
|
||||
case $arg in
|
||||
"-i")
|
||||
b_arg_insmod=1
|
||||
;;
|
||||
"-r")
|
||||
b_arg_remove=1
|
||||
;;
|
||||
"-a")
|
||||
b_arg_insmod=1
|
||||
b_arg_remove=1
|
||||
;;
|
||||
"-h")
|
||||
load_usage
|
||||
;;
|
||||
"-sensor0")
|
||||
b_arg_sensor0=1
|
||||
;;
|
||||
"-sensor")
|
||||
b_arg_sensor0=1
|
||||
;;
|
||||
"-osmem")
|
||||
b_arg_os_mem=1
|
||||
;;
|
||||
"-yuv0")
|
||||
b_arg_yuv_type0=1
|
||||
;;
|
||||
"-board")
|
||||
b_arg_board=1
|
||||
;;
|
||||
esac
|
||||
done
|
||||
#######################parse arg end########################
|
||||
if [ $os_mem_size -ge $mem_total ]; then
|
||||
echo "[err] os_mem[$os_mem_size], over total_mem[$mem_total]"
|
||||
exit
|
||||
fi
|
||||
|
||||
calc_mmz_info
|
||||
|
||||
#######################Action###############################
|
||||
|
||||
if [ $# -lt 1 ]; then
|
||||
load_usage
|
||||
exit 0
|
||||
fi
|
||||
|
||||
if [ $b_arg_insmod -eq 1 ]; then
|
||||
if [ -n "$SENSOR" ]; then
|
||||
logger -s -p daemon.info -t goke "SENSOR: ${SENSOR}"
|
||||
else
|
||||
if fw_printenv -n sensor >/dev/null; then
|
||||
export SENSOR=$(fw_printenv -n sensor)
|
||||
logger -s -p daemon.info -t goke "Get data from U-Boot ENV and set SENSOR as ${SENSOR}"
|
||||
else
|
||||
insert_detect
|
||||
SENSOR_DETECT=$(ipcinfo --short-sensor)
|
||||
export SENSOR=${SENSOR_DETECT:=unknown}
|
||||
remove_detect
|
||||
logger -s -p daemon.info -t goke "Get data from ipcinfo and set SENSOR as ${SENSOR}"
|
||||
fw_setenv sensor $SENSOR && logger -s -p daemon.info -t goke "Writing ${SENSOR} to U-Boot ENV"
|
||||
fi
|
||||
fi
|
||||
fi
|
||||
|
||||
if [ $b_arg_remove -eq 1 ]; then
|
||||
remove_ko
|
||||
fi
|
||||
|
||||
if [ "$SENSOR" = "unknown" ]; then
|
||||
logger -s -p daemon.err -t goke "SENSOR is not detected, aborting..."
|
||||
exit 1
|
||||
else
|
||||
if [ $b_arg_insmod -eq 1 ]; then
|
||||
insert_ko
|
||||
fi
|
||||
fi
|
|
@ -0,0 +1,78 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsSc223aObj
|
||||
Mode=WDR_MODE_NONE
|
||||
DllFile=libsns_sc223a_4l.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=10
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|1|-1|-1|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=25
|
||||
Isp_Bayer=BAYER_BGGR
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod =0 ;VI_WORK_MODE_1Multiplex = 0
|
||||
;VI_WORK_MODE_2Multiplex,
|
||||
;VI_WORK_MODE_4Multiplex
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
Mask_num =2 ;Component mask
|
||||
Mask_0 =0xFFF00000
|
||||
Mask_1 =0x0
|
||||
Scan_mode = 1;VI_SCAN_INTERLACED = 0
|
||||
;VI_SCAN_PROGRESSIVE,
|
||||
Data_seq =2 ;data sequence (ONLY for YUV format)
|
||||
;----2th component U/V sequence in bt1120
|
||||
; VI_INPUT_DATA_VUVU = 0,
|
||||
; VI_INPUT_DATA_UVUV,
|
||||
;----input sequence for yuv
|
||||
; VI_INPUT_DATA_UYVY = 0,
|
||||
; VI_INPUT_DATA_VYUY,
|
||||
; VI_INPUT_DATA_YUYV,
|
||||
; VI_INPUT_DATA_YVYU
|
||||
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_FIELD = 0,
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1920 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =1080 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_x=200
|
||||
DevRect_y=20
|
||||
DevRect_w=1920
|
||||
DevRect_h=1080
|
|
@ -0,0 +1,68 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsImx335Obj
|
||||
Mode=WDR_MODE_NONE
|
||||
DllFile=libsns_imx335.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=12
|
||||
clock=27MHz
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|1|2|3|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=20
|
||||
Isp_Bayer=BAYER_RGGB
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xFFF00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_YUYV
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1280 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =720 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_w=2592
|
||||
DevRect_h=1944
|
||||
DevRect_x=200
|
||||
DevRect_y=20
|
||||
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
FullLinesStd=1875
|
|
@ -0,0 +1,131 @@
|
|||
[sensor]
|
||||
Sensor_type =stSnsImx307_2l_Obj ;sensor name
|
||||
Mode =0 ;WDR_MODE_NONE = 0
|
||||
;WDR_MODE_BUILT_IN = 1
|
||||
;WDR_MODE_QUDRA = 2
|
||||
;WDR_MODE_2To1_LINE = 3
|
||||
;WDR_MODE_2To1_FRAME = 4
|
||||
;WDR_MODE_2To1_FRAME_FULL_RATE = 5
|
||||
;WDR_MODE_3To1_LINE = 6
|
||||
;WDR_MODE_3To1_FRAME = 7
|
||||
;WDR_MODE_3To1_FRAME_FULL_RATE = 8
|
||||
;WDR_MODE_4To1_LINE = 9
|
||||
;WDR_MODE_4To1_FRAME = 10
|
||||
;WDR_MODE_4To1_FRAME_FULL_RATE = 11
|
||||
DllFile = /usr/lib/sensors/libsns_imx307_2l.so ;sensor lib path
|
||||
|
||||
|
||||
[mode]
|
||||
input_mode =0 ;INPUT_MODE_MIPI = 0
|
||||
;INPUT_MODE_SUBLVDS = 1
|
||||
;INPUT_MODE_LVDS = 2 ...etc
|
||||
|
||||
raw_bitness = 10
|
||||
|
||||
[mipi]
|
||||
;----------only for mipi_dev---------
|
||||
data_type = DATA_TYPE_RAW_10BIT
|
||||
lane_id = 0|2|-1|-1|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_x =0
|
||||
Isp_y =0
|
||||
Isp_W =1280
|
||||
Isp_H =720
|
||||
Isp_FrameRate=60
|
||||
Isp_Bayer =0 ;BAYER_RGGB=0, BAYER_GRBG=1, BAYER_GBRG=2, BAYER_BGGR=3
|
||||
|
||||
[vi_dev]
|
||||
Input_mod = 6
|
||||
; VI_MODE_BT656 = 0, /* ITU-R BT.656 YUV4:2:2 */
|
||||
; VI_MODE_BT656_PACKED_YUV, /* ITU-R BT.656 packed YUV4:2:2 */
|
||||
; VI_MODE_BT601, /* ITU-R BT.601 YUV4:2:2 */
|
||||
; VI_MODE_DIGITAL_CAMERA, /* digatal camera mode */
|
||||
; VI_MODE_BT1120_STANDARD, /* BT.1120 progressive mode */
|
||||
; VI_MODE_BT1120_INTERLEAVED, /* BT.1120 interstage mode */
|
||||
; VI_MODE_MIPI, /* MIPI RAW mode */
|
||||
; VI_MODE_MIPI_YUV420_NORMAL, /* MIPI YUV420 normal mode */
|
||||
; VI_MODE_MIPI_YUV420_LEGACY, /* MIPI YUV420 legacy mode */
|
||||
; VI_MODE_MIPI_YUV422, /* MIPI YUV422 mode */
|
||||
; VI_MODE_LVDS, /* LVDS mode */
|
||||
; VI_MODE_HISPI, /* HiSPi mode */
|
||||
; VI_MODE_SLVS, /* SLVS mode */
|
||||
Work_mod =0 ;VI_WORK_MODE_1Multiplex = 0
|
||||
;VI_WORK_MODE_2Multiplex,
|
||||
;VI_WORK_MODE_4Multiplex
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
Mask_num =2 ;Component mask
|
||||
Mask_0 =0xFFF00000
|
||||
Mask_1 =0x0
|
||||
Scan_mode = 1;VI_SCAN_INTERLACED = 0
|
||||
;VI_SCAN_PROGRESSIVE,
|
||||
Data_seq =2 ;data sequence (ONLY for YUV format)
|
||||
;----2th component U/V sequence in bt1120
|
||||
; VI_INPUT_DATA_VUVU = 0,
|
||||
; VI_INPUT_DATA_UVUV,
|
||||
;----input sequence for yuv
|
||||
; VI_INPUT_DATA_UYVY = 0,
|
||||
; VI_INPUT_DATA_VYUY,
|
||||
; VI_INPUT_DATA_YUYV,
|
||||
; VI_INPUT_DATA_YVYU
|
||||
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_FIELD = 0,
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1280 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =720 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
|
||||
;----- only for bt656 ----------
|
||||
FixCode =0 ;BT656_FIXCODE_1 = 0,
|
||||
;BT656_FIXCODE_0
|
||||
FieldPolar=0 ;BT656_FIELD_POLAR_STD = 0
|
||||
;BT656_FIELD_POLAR_NSTD
|
||||
DataPath =1 ;ISP enable or bypass
|
||||
;VI_PATH_BYPASS = 0,/* ISP bypass */
|
||||
;VI_PATH_ISP = 1,/* ISP enable */
|
||||
;VI_PATH_RAW = 2,/* Capture raw data, for debug */
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_x=200 ;
|
||||
DevRect_y=20 ;
|
||||
DevRect_w=1280 ;
|
||||
DevRect_h=720 ;
|
||||
FullLinesStd=750
|
||||
|
||||
[vi_chn]
|
||||
CapRect_X =0
|
||||
CapRect_Y =0
|
||||
CapRect_Width=1280
|
||||
CapRect_Height=720
|
||||
DestSize_Width=1280
|
||||
DestSize_Height=720
|
|
@ -0,0 +1,69 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsImx335Obj
|
||||
Mode=WDR_MODE_2To1_LINE
|
||||
DllFile=libsns_imx335.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=12
|
||||
clock=27MHz
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|1|2|3|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
wdr_type = VC
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=20
|
||||
Isp_Bayer=BAYER_RGGB
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xFFC00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_YUYV
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1280 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =720 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_w=2592
|
||||
DevRect_h=1944
|
||||
DevRect_x=200
|
||||
DevRect_y=20
|
||||
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
FullLinesStd=4500
|
|
@ -0,0 +1,72 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsImx335Obj
|
||||
Mode=WDR_MODE_2To1_LINE
|
||||
DllFile=libsns_imx335.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=10
|
||||
clock=27MHz
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|1|2|3|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
wdr_type = VC
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=25
|
||||
Isp_Bayer=BAYER_RGGB
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xFFC00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_YUYV
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1280 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =720 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_w=2592
|
||||
DevRect_h=1520
|
||||
DevRect_x=200
|
||||
DevRect_y=400
|
||||
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
FullLinesStd=1375
|
||||
|
||||
[vi_chn]
|
||||
CapRect_Y=120
|
|
@ -0,0 +1,56 @@
|
|||
[sensor]
|
||||
Sensor_type = stBt656_Obj
|
||||
Mode = WDR_MODE_NONE
|
||||
DllFile = libsns_bt656.so
|
||||
|
||||
[mode]
|
||||
input_mode = INPUT_MODE_BT656
|
||||
raw_bitness = 8
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate = 30
|
||||
Isp_Bayer = BAYER_RGGB
|
||||
|
||||
[vi_dev]
|
||||
Input_mod = VI_MODE_BT656
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xff00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_UYVY
|
||||
Vsync = VI_VSYNC_PULSE
|
||||
VsyncNeg = VI_VSYNC_NEG_LOW
|
||||
Hsync = VI_HSYNC_VALID_SINGNAL
|
||||
HsyncNeg = VI_HSYNC_NEG_HIGH
|
||||
VsyncValid = VI_VSYNC_VALID_SINGAL
|
||||
VsyncValidNeg = VI_VSYNC_VALID_NEG_HIGH
|
||||
Timingblank_HsyncHfb = 0
|
||||
Timingblank_HsyncAct = 1280
|
||||
Timingblank_HsyncHbb = 0
|
||||
Timingblank_VsyncVfb = 0
|
||||
Timingblank_VsyncVact = 720
|
||||
Timingblank_VsyncVbb = 0
|
||||
Timingblank_VsyncVbfb = 0
|
||||
Timingblank_VsyncVbact = 0
|
||||
Timingblank_VsyncVbbb = 0
|
||||
|
||||
;----- only for bt656 ----------
|
||||
FixCode = BT656_FIXCODE_1
|
||||
FieldPolar = BT656_FIELD_POLAR_STD
|
||||
DataPath = VI_PATH_BYPASS
|
||||
InputDataType = VI_DATA_TYPE_YUV
|
||||
DataRev = FALSE
|
||||
DevRect_x = 0
|
||||
DevRect_y = 0
|
||||
DevRect_w = 1280
|
||||
DevRect_h = 720
|
||||
|
||||
[vi_chn]
|
||||
CapSel = VI_CAPSEL_BOTH
|
||||
|
||||
PixFormat = PIXEL_FORMAT_YVU_SEMIPLANAR_420
|
||||
CompressMode = COMPRESS_MODE_NONE
|
||||
|
||||
SrcFrameRate = -1
|
||||
FrameRate = -1
|
|
@ -0,0 +1,151 @@
|
|||
[sensor]
|
||||
Sensor_type =stSnsObj ;sensor name
|
||||
Mode =0 ;WDR_MODE_NONE = 0
|
||||
;WDR_MODE_BUILT_IN = 1
|
||||
;WDR_MODE_QUDRA = 2
|
||||
;WDR_MODE_2To1_LINE = 3
|
||||
;WDR_MODE_2To1_FRAME = 4
|
||||
;WDR_MODE_2To1_FRAME_FULL_RATE = 5
|
||||
;WDR_MODE_3To1_LINE = 6
|
||||
;WDR_MODE_3To1_FRAME = 7
|
||||
;WDR_MODE_3To1_FRAME_FULL_RATE = 8
|
||||
;WDR_MODE_4To1_LINE = 9
|
||||
;WDR_MODE_4To1_FRAME = 10
|
||||
;WDR_MODE_4To1_FRAME_FULL_RATE = 11
|
||||
DllFile = /usr/lib/sensors/libsns_gc1054.so ;sensor lib path
|
||||
|
||||
|
||||
[mode]
|
||||
input_mode =0 ;INPUT_MODE_MIPI = 0
|
||||
;INPUT_MODE_SUBLVDS = 1
|
||||
;INPUT_MODE_LVDS = 2 ...etc
|
||||
|
||||
raw_bitness = 10
|
||||
clock=27MHz
|
||||
|
||||
[mipi]
|
||||
;----------only for mipi_dev---------
|
||||
data_type = 1 ;raw data type: 8/10/12/14 bit
|
||||
;DATA_TYPE_RAW_8BIT = 0,
|
||||
;DATA_TYPE_RAW_10BIT,
|
||||
;DATA_TYPE_RAW_12BIT,
|
||||
;DATA_TYPE_RAW_14BIT,
|
||||
;DATA_TYPE_RAW_16BIT,
|
||||
;DATA_TYPE_YUV420_8BIT_NORMAL,
|
||||
;DATA_TYPE_YUV420_8BIT_LEGACY,
|
||||
;DATA_TYPE_YUV422_8BIT,
|
||||
lane_id = 0 ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_x =0
|
||||
Isp_y =0
|
||||
Isp_W =1280
|
||||
Isp_H =720
|
||||
Isp_FrameRate=30
|
||||
Isp_Bayer =0 ;BAYER_RGGB=0, BAYER_GRBG=1, BAYER_GBRG=2, BAYER_BGGR=3
|
||||
|
||||
[vi_dev]
|
||||
Input_mod = 6
|
||||
; VI_MODE_BT656 = 0, /* ITU-R BT.656 YUV4:2:2 */
|
||||
; VI_MODE_BT656_PACKED_YUV, /* ITU-R BT.656 packed YUV4:2:2 */
|
||||
; VI_MODE_BT601, /* ITU-R BT.601 YUV4:2:2 */
|
||||
; VI_MODE_DIGITAL_CAMERA, /* digatal camera mode */
|
||||
; VI_MODE_BT1120_STANDARD, /* BT.1120 progressive mode */
|
||||
; VI_MODE_BT1120_INTERLEAVED, /* BT.1120 interstage mode */
|
||||
; VI_MODE_MIPI, /* MIPI RAW mode */
|
||||
; VI_MODE_MIPI_YUV420_NORMAL, /* MIPI YUV420 normal mode */
|
||||
; VI_MODE_MIPI_YUV420_LEGACY, /* MIPI YUV420 legacy mode */
|
||||
; VI_MODE_MIPI_YUV422, /* MIPI YUV422 mode */
|
||||
; VI_MODE_LVDS, /* LVDS mode */
|
||||
; VI_MODE_HISPI, /* HiSPi mode */
|
||||
; VI_MODE_SLVS, /* SLVS mode */
|
||||
Work_mod =0 ;VI_WORK_MODE_1Multiplex = 0
|
||||
;VI_WORK_MODE_2Multiplex,
|
||||
;VI_WORK_MODE_4Multiplex
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
Mask_num =2 ;Component mask
|
||||
Mask_0 =0xFFF00000
|
||||
Mask_1 =0x0
|
||||
Scan_mode = 1;VI_SCAN_INTERLACED = 0
|
||||
;VI_SCAN_PROGRESSIVE,
|
||||
Data_seq =2 ;data sequence (ONLY for YUV format)
|
||||
;----2th component U/V sequence in bt1120
|
||||
; VI_INPUT_DATA_VUVU = 0,
|
||||
; VI_INPUT_DATA_UVUV,
|
||||
;----input sequence for yuv
|
||||
; VI_INPUT_DATA_UYVY = 0,
|
||||
; VI_INPUT_DATA_VYUY,
|
||||
; VI_INPUT_DATA_YUYV,
|
||||
; VI_INPUT_DATA_YVYU
|
||||
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_FIELD = 0,
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1280 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =720 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
|
||||
;----- only for bt656 ----------
|
||||
FixCode =0 ;BT656_FIXCODE_1 = 0,
|
||||
;BT656_FIXCODE_0
|
||||
FieldPolar=0 ;BT656_FIELD_POLAR_STD = 0
|
||||
;BT656_FIELD_POLAR_NSTD
|
||||
DataPath =1 ;ISP enable or bypass
|
||||
;VI_PATH_BYPASS = 0,/* ISP bypass */
|
||||
;VI_PATH_ISP = 1,/* ISP enable */
|
||||
;VI_PATH_RAW = 2,/* Capture raw data, for debug */
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_x=200 ;
|
||||
DevRect_y=20 ;
|
||||
DevRect_w=1280 ;
|
||||
DevRect_h=720 ;
|
||||
|
||||
[vi_chn]
|
||||
CapRect_X =0
|
||||
CapRect_Y =0
|
||||
CapRect_Width=1280
|
||||
CapRect_Height=720
|
||||
DestSize_Width=1280
|
||||
DestSize_Height=720
|
||||
CapSel =2 ;Frame/field select. ONLY used in interlaced mode
|
||||
;VI_CAPSEL_TOP = 0, /* top field */
|
||||
;VI_CAPSEL_BOTTOM, /* bottom field */
|
||||
;VI_CAPSEL_BOTH, /* top and bottom field */
|
||||
|
||||
PixFormat =26;PIXEL_FORMAT_YVU_SEMIPLANAR_420 = 26 ...etc
|
||||
CompressMode =0 ;COMPRESS_MODE_NONE = 0
|
||||
;COMPRESS_MODE_SEG =1 ...etc
|
||||
|
||||
SrcFrameRate=-1 ;Source frame rate. -1: not controll
|
||||
FrameRate =-1 ;Target frame rate. -1: not controll
|
||||
|
|
@ -0,0 +1,149 @@
|
|||
[sensor]
|
||||
Sensor_type =stSnsGc2053Obj ;sensor name
|
||||
Mode =0 ;WDR_MODE_NONE = 0
|
||||
;WDR_MODE_BUILT_IN = 1
|
||||
;WDR_MODE_QUDRA = 2
|
||||
;WDR_MODE_2To1_LINE = 3
|
||||
;WDR_MODE_2To1_FRAME = 4
|
||||
;WDR_MODE_2To1_FRAME_FULL_RATE = 5
|
||||
;WDR_MODE_3To1_LINE = 6
|
||||
;WDR_MODE_3To1_FRAME = 7
|
||||
;WDR_MODE_3To1_FRAME_FULL_RATE = 8
|
||||
;WDR_MODE_4To1_LINE = 9
|
||||
;WDR_MODE_4To1_FRAME = 10
|
||||
;WDR_MODE_4To1_FRAME_FULL_RATE = 11
|
||||
DllFile = /usr/lib/sensors/libsns_gc2053.so ;sensor lib path
|
||||
|
||||
|
||||
[mode]
|
||||
input_mode =0 ;INPUT_MODE_MIPI = 0
|
||||
;INPUT_MODE_SUBLVDS = 1
|
||||
;INPUT_MODE_LVDS = 2 ...etc
|
||||
|
||||
raw_bitness = 10
|
||||
|
||||
[mipi]
|
||||
;----------only for mipi_dev---------
|
||||
data_type = 1 ;raw data type: 8/10/12/14 bit
|
||||
;DATA_TYPE_RAW_8BIT = 0,
|
||||
;DATA_TYPE_RAW_10BIT,
|
||||
;DATA_TYPE_RAW_12BIT,
|
||||
;DATA_TYPE_RAW_14BIT,
|
||||
;DATA_TYPE_RAW_16BIT,
|
||||
;DATA_TYPE_YUV420_8BIT_NORMAL,
|
||||
;DATA_TYPE_YUV420_8BIT_LEGACY,
|
||||
;DATA_TYPE_YUV422_8BIT,
|
||||
lane_id = 0|2|-1|-1|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_x =0
|
||||
Isp_y =0
|
||||
Isp_W =1920
|
||||
Isp_H =1080
|
||||
Isp_FrameRate=25
|
||||
Isp_Bayer =0 ;BAYER_RGGB=0, BAYER_GRBG=1, BAYER_GBRG=2, BAYER_BGGR=3
|
||||
|
||||
[vi_dev]
|
||||
Input_mod = 6
|
||||
; VI_MODE_BT656 = 0, /* ITU-R BT.656 YUV4:2:2 */
|
||||
; VI_MODE_BT656_PACKED_YUV, /* ITU-R BT.656 packed YUV4:2:2 */
|
||||
; VI_MODE_BT601, /* ITU-R BT.601 YUV4:2:2 */
|
||||
; VI_MODE_DIGITAL_CAMERA, /* digatal camera mode */
|
||||
; VI_MODE_BT1120_STANDARD, /* BT.1120 progressive mode */
|
||||
; VI_MODE_BT1120_INTERLEAVED, /* BT.1120 interstage mode */
|
||||
; VI_MODE_MIPI, /* MIPI RAW mode */
|
||||
; VI_MODE_MIPI_YUV420_NORMAL, /* MIPI YUV420 normal mode */
|
||||
; VI_MODE_MIPI_YUV420_LEGACY, /* MIPI YUV420 legacy mode */
|
||||
; VI_MODE_MIPI_YUV422, /* MIPI YUV422 mode */
|
||||
; VI_MODE_LVDS, /* LVDS mode */
|
||||
; VI_MODE_HISPI, /* HiSPi mode */
|
||||
; VI_MODE_SLVS, /* SLVS mode */
|
||||
Work_mod =0 ;VI_WORK_MODE_1Multiplex = 0
|
||||
;VI_WORK_MODE_2Multiplex,
|
||||
;VI_WORK_MODE_4Multiplex
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
Mask_num =2 ;Component mask
|
||||
Mask_0 =0xFFF00000
|
||||
Mask_1 =0x0
|
||||
Scan_mode = 1;VI_SCAN_INTERLACED = 0
|
||||
;VI_SCAN_PROGRESSIVE,
|
||||
Data_seq =2 ;data sequence (ONLY for YUV format)
|
||||
;----2th component U/V sequence in bt1120
|
||||
; VI_INPUT_DATA_VUVU = 0,
|
||||
; VI_INPUT_DATA_UVUV,
|
||||
;----input sequence for yuv
|
||||
; VI_INPUT_DATA_UYVY = 0,
|
||||
; VI_INPUT_DATA_VYUY,
|
||||
; VI_INPUT_DATA_YUYV,
|
||||
; VI_INPUT_DATA_YVYU
|
||||
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_FIELD = 0,
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =1920 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =1080 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
|
||||
;----- only for bt656 ----------
|
||||
FixCode =0 ;BT656_FIXCODE_1 = 0,
|
||||
;BT656_FIXCODE_0
|
||||
FieldPolar=0 ;BT656_FIELD_POLAR_STD = 0
|
||||
;BT656_FIELD_POLAR_NSTD
|
||||
DataPath =1 ;ISP enable or bypass
|
||||
;VI_PATH_BYPASS = 0,/* ISP bypass */
|
||||
;VI_PATH_ISP = 1,/* ISP enable */
|
||||
;VI_PATH_RAW = 2,/* Capture raw data, for debug */
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_x=200 ;
|
||||
DevRect_y=20 ;
|
||||
DevRect_w=1920 ;
|
||||
DevRect_h=1080 ;
|
||||
|
||||
[vi_chn]
|
||||
CapRect_X =0
|
||||
CapRect_Y =0
|
||||
CapRect_Width=1920
|
||||
CapRect_Height=1080
|
||||
DestSize_Width=1920
|
||||
DestSize_Height=1080
|
||||
CapSel =2 ;Frame/field select. ONLY used in interlaced mode
|
||||
;VI_CAPSEL_TOP = 0, /* top field */
|
||||
;VI_CAPSEL_BOTTOM, /* bottom field */
|
||||
;VI_CAPSEL_BOTH, /* top and bottom field */
|
||||
|
||||
PixFormat =26;PIXEL_FORMAT_YVU_SEMIPLANAR_420 = 26 ...etc
|
||||
CompressMode =0 ;COMPRESS_MODE_NONE = 0
|
||||
;COMPRESS_MODE_SEG =1 ...etc
|
||||
|
||||
SrcFrameRate=-1 ;Source frame rate. -1: not controll
|
||||
FrameRate =-1 ;Target frame rate. -1: not controll
|
|
@ -0,0 +1,71 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsGc4023Obj
|
||||
Mode=WDR_MODE_NONE
|
||||
DllFile=libsns_gc4023.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=10
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|2|-1|-1|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=25
|
||||
Isp_Bayer=BAYER_RGGB
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xFFC00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_YUYV
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =2560 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =1440 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_w=2560
|
||||
DevRect_h=1440
|
||||
DevRect_x=0
|
||||
DevRect_y=0
|
||||
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
||||
[vi_chn]
|
||||
int_type=FRAME_INTERRUPT_EARLY_END_ONE_BUF
|
||||
early_line=1080
|
||||
vpss_lowdelay=true
|
||||
line_cnt=128
|
|
@ -0,0 +1,67 @@
|
|||
[sensor]
|
||||
Sensor_type=stSnsgc4653_2lObj
|
||||
Mode=WDR_MODE_NONE
|
||||
DllFile=libsns_gc4653_2l.so
|
||||
|
||||
[mode]
|
||||
input_mode=INPUT_MODE_MIPI
|
||||
raw_bitness=10
|
||||
clock=27MHz
|
||||
|
||||
[mipi]
|
||||
lane_id = 0|1|-1|-1|-1|-1|-1|-1| ;lane_id: -1 - disable
|
||||
|
||||
[isp_image]
|
||||
Isp_FrameRate=25
|
||||
Isp_Bayer=BAYER_GRBG
|
||||
|
||||
[vi_dev]
|
||||
Input_mod=VI_MODE_MIPI
|
||||
Work_mod = VI_WORK_MODE_1Multiplex
|
||||
Mask_num = 2
|
||||
Mask_0 = 0xFFC00000
|
||||
Mask_1 = 0x0
|
||||
Scan_mode = VI_SCAN_PROGRESSIVE
|
||||
Data_seq = VI_DATA_SEQ_YUYV
|
||||
Vsync =1 ; vertical synchronization signal
|
||||
;VI_VSYNC_PULSE,
|
||||
VsyncNeg=1 ;Polarity of the vertical synchronization signal
|
||||
;VI_VSYNC_NEG_HIGH = 0,
|
||||
;VI_VSYNC_NEG_LOW /*if VIU_VSYNC_E
|
||||
Hsync =0 ;Attribute of the horizontal synchronization signal
|
||||
;VI_HSYNC_VALID_SINGNAL = 0,
|
||||
;VI_HSYNC_PULSE,
|
||||
HsyncNeg =0 ;Polarity of the horizontal synchronization signal
|
||||
;VI_HSYNC_NEG_HIGH = 0,
|
||||
;VI_HSYNC_NEG_LOW
|
||||
VsyncValid =1 ;Attribute of the valid vertical synchronization signal
|
||||
;VI_VSYNC_NORM_PULSE = 0,
|
||||
;VI_VSYNC_VALID_SINGAL,
|
||||
VsyncValidNeg =0;Polarity of the valid vertical synchronization signal
|
||||
;VI_VSYNC_VALID_NEG_HIGH = 0,
|
||||
;VI_VSYNC_VALID_NEG_LOW
|
||||
Timingblank_HsyncHfb =0 ;Horizontal front blanking width
|
||||
Timingblank_HsyncAct =2560 ;Horizontal effetive width
|
||||
Timingblank_HsyncHbb =0 ;Horizontal back blanking width
|
||||
Timingblank_VsyncVfb =0 ;Vertical front blanking height
|
||||
Timingblank_VsyncVact =1440 ;Vertical effetive width
|
||||
Timingblank_VsyncVbb=0 ;Vertical back blanking height
|
||||
Timingblank_VsyncVbfb =0 ;Even-field vertical front blanking height(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbact=0 ;Even-field vertical effetive width(interlace, invalid progressive)
|
||||
Timingblank_VsyncVbbb =0 ;Even-field vertical back blanking height(interlace, invalid progressive)
|
||||
InputDataType=1 ;VI_DATA_TYPE_YUV = 0,VI_DATA_TYPE_RGB = 1,
|
||||
DataRev =FALSE ;Data reverse. FALSE = 0; TRUE = 1
|
||||
DevRect_w=2560
|
||||
DevRect_h=1440
|
||||
DevRect_x=0
|
||||
DevRect_y=0
|
||||
|
||||
Combine_mode =0 ;Y/C composite or separation mode
|
||||
;VI_COMBINE_COMPOSITE = 0 /*Composite mode */
|
||||
;VI_COMBINE_SEPARATE, /*Separate mode */
|
||||
Comp_mode =0 ;Component mode (single-component or dual-component)
|
||||
;VI_COMP_MODE_SINGLE = 0, /*single component mode */
|
||||
;VI_COMP_MODE_DOUBLE = 1, /*double component mode */
|
||||
Clock_edge =1 ;Clock edge mode (sampling on the rising or falling edge)
|
||||
;VI_CLK_EDGE_SINGLE_UP=0, /*rising edge */
|
||||
;VI_CLK_EDGE_SINGLE_DOWN, /*falling edge */
|
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue